Username: Password:
Register
Homepage IC Test & Verification Other Testing Service Products Design Service Education & Training Value-added Service Standards & Assessments Customer Service About Us CECC Culture Laboratory Tour
 IC Test & Verification
Service Items
Successful Cases
IC Testing Level
Report Samples
Sockets & Fixtures
Test Tariff Standards
Academical Resource
Testing Category
Testing Instruments
General Knowledge
Testing Solutions
Equipment Design
IC Testing Services
Home >IC Test & Verification> Equipment Design
Equipment Design
                    
  

PLUTO-II, a digital-analog mixed signal & SoC integrated circuits testing & validating system, is R&D by CECC (SEMINOVATION) herself. CECC adopted the essence of those high-end instruments, advanced technologies home & abroad, integrated the characteristics of several cross disciplines, ultimately designed this high-end testing equipment to meet the needs for domestic IC high-tech testing & verification in China.

PLUTO-II,  a digital-analog mixed signal  & SoC integrated circuits testing & validating system, is the first launched  integrated circuits testing & validating  R & D project  in Guangdong Province. CECC Lab plays the role of  the pioneer for the R&D of  the first high-end mixed signal IC testing & validating system. The corresponding training blueprint of testing techniques derived from R&D of PLUTO-II is definitely the most top-level international practical test technical references. The R&D of PLUTO-II is the perfect combination of knowledge & products, which has filled the gap in the field of domestic manufacturing of high-end testing equipments, and will inevitablely  further promote the industrial deepening process effectively and substantially. 
         
              Main Function of PLUTO-II:
       PLUTO-II can meet  most of  the testing & validating requirements home & abroad for categories of testable circuits as following:
        ·Generic digital logic circuits( Logic)
        ·MCU(Microcontroller)
        ·Memory 
        ·Programmable Logic Device (PLD)
                    · ASIC
                    ·Consumer SOC
                    ·FPGA/CPLD
                    ·Communication Interface
                    ·Data Converters : ADC / DAC
        PLUTO-II Main Specification:
        Hardware Parameters:
         I:      Digital Function:
                  Clock Frequency:100 Mhz 
                   Data Rate:  200 Mbits/Sec 
                  Digital Channels: 256-512 Channels (configurable), programmable for each pin voltage & load.
                  Vector Memory Size: 32M
         II:    Analog Function
                  8-32 way differential Arbitrary Generator
                  8-32 way defferential Digitizer,  each way with a 32bit DSP for signal analysis.
                  
          (3)DC Test Performance:
                  The performance comparisons between PLUTO-II & other similar testers are as following:

          
TESTER
 
 
Vmin to Vmax
 
 
Imax
 
Resolution
 
DAC
(bit)
Clock
Rate
Data Rate
Digital
Channel
Vector Memory  Size
PLUTO-II
 
N14V-16V
2uA
30pA
16bit
100MHz
200MHz
256
16M
 
8uA
120pA
 
/10ns
/5ns
 
 
 
32mA
488nA
17bit
 
 
 
 
VTT
 
 
 
5uA
122pA
16bit
10MHz
10MHz
128
4M
 
50uA
1.22nA
16bit
/100ns
/100ns
 
 
 
500mA
12.2uA
16bit
 
 
 
 
J750
 
N2V-P7V
2mA
200nA
14bit
100MHz
100MHz
192
8M
N24V - P24V
200mA
20uA
14bit
/10ns
/10ns
 
 
IMS100
 
P2.04V-P20.47V
102.nA
50pA
11bit
100MHz
200MHz
128
4M
 
102.35mA
50uA
11bit
/10ns
/5ns
 
 
A93000
N5-P8V
5uA
25pA
18bit
660MHz
660MHz
256
14M
HPPMU
(250uA)
200mA
6uA
16bit
/1.515ps
/1.515ps
 
 
PPMU
N5-P7V
10uA
5nA
11bit
 
 
 
 
 
(5mV)
40Ma
20uA
11bit